

#### **IMPORTANT NOTICE**

All new designs should use XC3000A. Information on XC3000 is presented here as a reference for existing designs. XC3000 bitstreams are upward compatible to XC3000A without modification.

# XC3000 Logic Cell Array Family

**Product Specification** 

#### **Features**

- Industry-leading FPGA family with five device types
  - Logic densities from 1,000 to 6,000 gates
  - Up to 144 user-definable I/Os
- Guaranteed 70- to 125-MHz toggle rates, 9 to 5.5 ns logic delays
- Advanced CMOS static memory technology
  - Low quiescent and active power consumption
- XC3000-specific features
  - Ultra-low current option in Power-Down mode
  - 4-mA output sink and source current
  - Broad range of package options includes plastic and ceramic quad flat packs, plastic leaded chip carriers and pin grid arrays
  - 100% bitstream compatible with the XC3100 family
  - Commercial, industrial, military, "high rel", and MIL-STD-883 Class B grade devices
  - Easy migration to XC3300 series of HardWire maskprogrammed devices for high-volume production

#### **Description**

XC3000 is the original family of devices in the XC3000 class of Field Programmable Gate Array (FPGA) architectures. The XC3000 family has a proven track record in addressing a wide range of design applications, including general logic replacement and sub-systems integration. For a thorough description of the XC3000 architecture see the preceding pages of this data book.

The XC3000 Family covers a range of nominal device densities from 2,000 to 9,000 gates, practically achievable densities from 1,000 to 6,000 gates. Device speeds, described in terms of maximum guaranteed toggle frequencies, range from 70 to 125 MHz. The performance of a completed design depends upon placement and routing implementation, so, like with any gate array, the final verification of device utilization and performance can only be known after the design has been placed and routed.

			User I/Os		Horizontal	Configuration
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits
XC3020	64	8 x 8	64	256	16	14,779
XC3030	100	10 x 10	80	360	20	22,176
XC3042	144	12 x 12	96	480	24	30,784
XC3064	224	16 x 14	120	688	32	46,064
XC3090	320	16 x 20	144	928	40	64,160

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

### **Absolute Maximum Ratings**

Symbol	Description		Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage with respect to GND	–0.5 to V <sub>CC</sub> +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
_	Junction temperature plastic	+125	°C
T <sub>J</sub>	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

### **Operating Conditions**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
V <sub>IHT</sub>	High-level input voltage — TTL configuration	2.0	V <sub>CC</sub>	V
V <sub>ILT</sub>	Low-level input voltage — TTL configuration	0	0.8	V
V <sub>IHC</sub>	High-level input voltage — CMOS configuration	70%	100%	V <sub>CC</sub>
V <sub>ILC</sub>	Low-level input voltage — CMOS configuration	0	20%	V <sub>CC</sub>
T <sub>IN</sub>	Input signal transition time		250	ns

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.



### **DC Characteristics Over Operating Conditions**


Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}$ , $V_{CC} \text{ min}$ )	0	3.86		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)	Commercial		0.40	V
V <sub>OH</sub>	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}$ , $V_{CC} \text{ min}$ )	Industrial	3.76		V
$V_{OL}$	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)	industrial		0.40	V
V <sub>CCPD</sub>	Power-down supply voltage (PWRDWN must be Low)		2.30		V
I <sub>CCPD</sub>	Power-down supply current (V <sub>CC(MAX)</sub> @ T <sub>MAX</sub> ) <sup>1</sup>	XC3020		50	μА
		XC3030		80	μΑ
		XC3042		120	μА
		XC3064		170	μΑ
		XC3090		250	μА
I <sub>cco</sub>	Quiescent LCA supply current in addition to I <sub>CCPD</sub> <sup>2</sup> Chip thresholds programmed as CMOS levels		500	μΑ	
	Chip thresholds programmed as TTL levels		10	mA	
I <sub>IL</sub>	Input Leakage Current		-10	+10	μА
C <sub>IN</sub>	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		10 15	pF pF	
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF	
I <sub>RIN</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0 V (sample teste	ed)	0.02	0.17	mA
I <sub>RLL</sub>	Horizontal Longline pull-up (when selected) @ logic Lo	ow .		3.4	mA

Note: 1. Devices with much lower  $I_{CCPD}$  tested and guaranteed at  $V_{CC}$  = 3.2 V, T = 25°C can be ordered with a Special Product Code.

XC3020 SPC0107:  $I_{CCPD} = 1 \mu A$  XC3030 SPC0107:  $I_{CCPD} = 2 \mu A$  XC3042 SPC0107:  $I_{CCPD} = 3 \mu A$  XC3064 SPC0107:  $I_{CCPD} = 4 \mu A$  XC3090 SPC0107:  $I_{CCPD} = 5 \mu A$ 

2. With no output current loads, no active input or Longline pull-up resistors, all package pins at  $V_{CC}$  or GND, and the LCA configured with a MakeBits tie option.

# **CLB Switching Characteristic Guidelines**



# **Buffer (Internal) Switching Characteristic Guidelines**

	Speed Grade	-70	-100	-125	Units
Description	Symbol	Max	Max	Max	
Global and Alternate Clock Distribution*					
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input Or: Fast (CMOS only) input pad through clock	T <sub>PID</sub>	8.0	7.5	7.0	ns
buffer to any CLB or IOB clock input	T <sub>PIDC</sub>	6.5	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.)*					
I to L.L. while T is Low (buffer active)	T <sub>IO</sub>	5.0	4.7	4.5	ns
T↓ to L.L. active and valid with single pull-up resistor	T <sub>ON</sub>	11.0	10.0	9.0	ns
T↓ to L.L. active and valid with pair of pull-up resistors	T <sub>ON</sub>	12.0	11.0	10.0	ns
T <sup>↑</sup> to L.L. High with single pull-up resistor	T <sub>PUS</sub>	24.0	22.0	17.0	ns
T↑ to L.L. High with pair of pull-up resistors	T <sub>PUF</sub>	17.0	15.0	12.0	ns
BIDI					
Bidirectional buffer delay	T <sub>BIDI</sub>	2.0	1.8	1.7	ns

 $<sup>^{\</sup>star}\,$  Timing is based on the XC3042, for other devices see XACT timing calculator.

#### **CLB Switching Characteristic Guidelines (continued)**


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.


Sp	eed	Grade	-70		-100		-125		
Description	Sy	mbol	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables A, B, C, D, E, to outputs X or Y	1	T <sub>ILO</sub>		9.0		7.0		5.5	ns
Sequential delay Clock k to outputs X or Y Clock k to outputs X or Y when Q is returned through function generators F or G to drive X or Y	8	T <sub>CKO</sub>		6.0		5.0 10.0		4.5 8.0	ns ns
Set-up time before clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC Reset Direct inactive RD	2 4 6	T <sub>ICK</sub> T <sub>DICK</sub> T <sub>ECCK</sub>	8.0 5.0 7.0 1.0		7.0 4.0 5.0 1.0		5.5 3.0 4.5 1.0		ns ns ns
Hold Time after clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC	3 5 7	T <sub>CKI</sub> T <sub>CKDI</sub> T <sub>CKEC</sub>	0 4.0 0		0 2.0 0		0 1.5 0		ns ns ns
Clock Clock High time Clock Low time Max flip-flop toggle rate	11 12	T <sub>CH</sub> T <sub>CL</sub> F <sub>CLK</sub>	5.0 5.0 70		4.0 4.0 100		3.0 3.0 125		ns ns MHz
Reset Direct (RD) RD width delay from rd to outputs X or Y	13 9	T <sub>RPW</sub>	8.0	8.0	7.0	7.0	6.0	6.0	ns ns
Global Reset ( <u>RESET</u> Pad)* <u>RESET</u> width (Low) delay from <u>RESET</u> pad to outputs X or Y		T <sub>MRW</sub>	25.0	23.0	21.0	19.0	20.0	17.0	ns ns

<sup>\*</sup>Timing is based on the XC3042, for other devices see XACT timing calculator.

Note: The CLB K to Q output delay ( $T_{CKO}$ , #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement ( $T_{CKDI}$ , #5) of any CLB on the same die.

# **IOB Switching Characteristic Guidelines**







#### **IOB Switching Characteristic Guidelines (continued)**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	Spec	ed Grade	-7	0	-100		-1:	Units	
Description	S	ymbol	Min	Max	Min	Max	Min	Max	
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (Q) with latch transparent Clock (IK) to Registered In (Q)	3 4	T <sub>PID</sub> T <sub>PTG</sub> T <sub>IKRI</sub>		6 21 5.5		4 17 4		3 16 3	ns ns ns
Set-up Time (Input) Pad to Clock (IK) set-up time	1	T <sub>PICK</sub>	20		17		16		ns
Propagation Delays (Output) Clock (OK) to Pad (fast) same (slew rate limited) Output (O) to Pad (fast) same (slew-rate limited) 3-state to Pad begin hi-Z (fast) same (slew-rate limited) 3-state to Pad active and valid (fast) same (slew -rate limited)	7 7 10 10 9 9 8 8	T <sub>OKPO</sub> T <sub>OKPO</sub> T <sub>OPF</sub> T <sub>OPS</sub> T <sub>TSHZ</sub> T <sub>TSHZ</sub> T <sub>TSON</sub> T <sub>TSON</sub>		13 33 9 29 8 28 14 34		10 27 6 23 8 25 12 29		9 24 5 20 7 24 11 27	ns ns ns ns ns ns
Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time Output (O) to clock (OK) hold time	5 6	Т <sub>ООК</sub> Т <sub>ОКО</sub>	10		9		8 0		ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	T <sub>IOH</sub> T <sub>IOL</sub> F <sub>CLK</sub>	5 5 70		4 4 100		3 3 125		ns ns MHz
Global Reset Delays (based on XC3042) <u>RESET</u> Pad to Registered In (Q) <u>RESET</u> Pad to output pad (fast)  (slew-rate limited)	13 15 15	T <sub>RRI</sub> T <sub>RPO</sub>		25 35 53		24 33 45		23 29 42	ns ns ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP 024. Typical slew rate limited output rise/fall times are approximately four times longer.

- 2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.
- 3. Input pad setup time and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but the subtracted value cannot be less than zero (i.e., negative hold time). Negative hold time means that the delay in the input data is adequate for the **external system hold time** to be zero, provided the input clock uses the Global signal distribution from pad to IK.

#### XC3000 Logic Cell Array Family


For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.

#### **Ordering Information**



# **Component Availability**

PINS		44	64	68	8	4		1(	00		13	32	144	160	164	1	75	176	208	223
TYPE		PLAST.	PLAST.	PLAST.	PI AST	CERAM.	PLAST.	PLAST.	PI AST	TOP- BRAZED	PLAST	CERAM.	PLAST.	PLAST	TOP- BRAZED	PLAST.	CERAM.	PLAST.	PLAST.	CERAM.
		PLCC	VQFP	PLCC	PLCC	PGA	PQFP	TQFP	VQFP	CQFP	PGA	PGA	TQFP	PQFP	CQFP	PGA	PGA	TQFP	PQFP	PGA
CODE		PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG223
	-50					МВ				МВ										
XC3020	-70			CI	CI	CIMB	CI			СМВ										
/ 00020	-100			CI	CI	CIMB	СІ			СМВ										
	-125			С	С	С	С													
	-50					М														
XC3030	-70	СІ		CI	CI	CIM	CI	С												
1	-100	СІ		CI	CI	CIM	CI	С												
	-125	С		С	С	С	С	С												
	-50					МВ				МВ		МВ								
XC3042	-70				CI	CIMB	CI	С		СМВ	С	СІМВ								
1.000.12	-100				CI	CIMB	CI	С		СМВ	С	СІМВ								
	-125				С	С	С	С			С	С								
	-50											М								
XC3064	-70				CI						CI	CIM		CI						
	-100				CI						CI	CIM		CI						
	-125				С						С	С		С						
	-50														МВ		МВ			
XC3090	-70				СІ									CI	СМВ	CI	CIMB		CI	
7.00030	-100				СІ									CI	СМВ	CI	CIMB		CI	
	-125				С									С		С	С		С	

M = Mil Temp = -55° to +125° C

B = MIL-STD-883C Class B